Monday, November 28, 2011

We came across an interesting technique of interfacing Shift Registers. We all know that the Shift Registers need 3 I/O lines to interface at minimum.
However if we can cleverly time  the Load and Clocking pulses to get the job done:
The above circuit times the PL pulse of the 74HC165 with the Clock pulse. It uses the limit of the CMOS threshold levels in 74HC14.
Even more interesting is that if this could be done over a single I/O line by alternately configuring it as an input or output.
For Detailed info Refer:
http://www.openmusiclabs.com/learning/digital/input-matrix-scanning/hacks/



Leave a Reply

Subscribe to Posts | Subscribe to Comments

Welcome to Boseji's Blog

Popular Post

Blogger templates

Welcome

Creation by Electronics Hobbyists from Bharat(India) to encourage & help people. This blog hosts the numerous innovations, discoveries and projects we provide.
Our Research Wing Adhar Labs
Contact Form | Email Address
We Support Open Source Hardware Definition v1.0
Creative Commons License
All works on this blog are licensed under a
Creative Commons Attribution-ShareAlike 3.0 Unported License.
Based on a work at forbharat.wordpress.com and m8051.blogspot.com.

Permissions beyond the scope of this license may be available at http://forbharat.wordpress.com/permissions/.
Thank you for all your support.

© A.D.H.A.R Labs Research 2008-2013 . Powered by Blogger.

Follow by Email

Followers

PCB Unit Converter

mils
mm

- Copyright © Electronics for Bharat -Robotic Notes- Powered by Blogger - Designed by Johanes Djogan -